

006990" E89T6560




FIG 1

USAGE




FIG 2




FIG 3

006090"E89T6560





FIG 4

006090" E89T550



MAPPING HARDWARE MODELS TO RECONFIGURABLE BOARDS





FIG 6

	F11	F12	F13	F14	F21	F22	F23	F24	F31	F32	F33	F34	F41	F42	F43	F44
F11	1	1	1	1	1	0	0	0	1	0	0	0	1	0	0	0
F12	1	1	1	1	0	1	0	0	0	1	0	0	0	1	0	0
F13	1	1	1	1	0	0	1	0	0	0	1	0	0	0	1	0
F14	1	1	1	1	0	0	0	1	0	0	0	1	0	0	0	1
F21	0	0	0	0	1	1	1	1	1	0	0	0	1	0	0	0
F22	1	1	0	0	1	1	1	1	0	1	0	0	0	1	0	0
F23	0	0	1	0	1	1	1	1	0	0	1	0	0	0	1	0
F24	0	0	0	1	1	1	1	1	0	0	0	1	0	0	0	1
F31	0	0	0	0	1	0	0	0	1	1	1	1	1	0	0	0
F32	1	1	0	0	0	1	0	0	1	1	1	1	0	1	0	0
F33	0	0	1	0	0	0	1	0	1	1	1	1	0	0	1	0
F34	0	0	0	1	0	0	0	1	1	1	1	1	0	0	0	1
F41	0	0	0	0	1	0	0	0	1	0	0	0	1	1	1	1
F42	1	1	0	0	0	1	0	0	0	1	0	0	1	1	1	1
F43	0	0	1	0	0	0	1	0	0	0	1	0	1	1	1	1
F44	0	0	0	1	0	0	0	1	0	0	0	1	1	1	1	1

FIG. 7


FPGA INTERCONNECTION




1/6 of total I/O pins of FPGA for interconnection

FIG 8

(A)



(B)



(C)




FIG 9




FIG 10

ADDRESS POINTER INITIALIZATION




FIG. 12

EACH SEM-FPGA CHIP




FIG 13




FIG. 14

005090"EST550




FIG. 15

GATED DATA/CLOCK ANALYSIS




FIG 16

005050" ESTE 560




FIG. 17





FIG 18




FIG 19

DURING EVALUATION




FIG. 20

006090"E89T6560




FIG. 21




FIG 22





FIG. 24

006090" E89T6560



HARDWARE START-UP

FIG 25

```

module register (clock, reset, d, q);
input clock, d, reset;
output q;
reg q;

always@(posedge clock or negedge reset)
    if(!reset)
        q = 0;
    else
        q = d;

endmodule

module example;
    wire d1, d2, d3;
    wire q1, q2, q3;

    reg signin;
    wire sigout;
    reg clk, reset;

    register reg1 (clk, reset, d1, q1);
    register reg2 (clk, reset, d2, q2);
    register reg3 (clk, reset, d3, q3);

    assign d1 = signin ^ q3;
    assign d2 = q1 ^ q3;
    assign d3 = q2 ^ q3;
    assign sigout = q3;

    // a clock generator
    always
    begin
        clk = 0;
        #5;
        clk = 1;
        #5;
    end

    // a signal generator
    always
    begin
        #10;
        signin = $random;
    end

    // initialization
    initial
    begin
        reset = 0;
        signin = 0;
        #1;
        reset = 1;
        #5;
        $monitor($time, " %b, %b", signin, sigout);
        #1000 $finish;
    end
end module

```

FIG. 26

CIRCUIT DIAGRAM




FIG 27

```

module register (clock, reset, d, q);
input clock, d, reset;
output q;
reg q;

always@(posedge clock or negedge reset)
  if(~reset)
    q = 0
  else
    q = d;

endmodule

```

Register Definition
900

```

module example;
  wire d1, d2, d3;
  wire q1, q2, q3;

```

wire interconnection info
907

```

  reg sign;
  wire sigout;
  reg clk, reset;

```

Test-bench input -- 908
Test-bench output -- 909

```

S1 register reg 1 (clk, reset, d1, q1);
S2 register reg 2 (clk, reset, d2, q2);
S3 register reg 3 (clk, reset, d3, q3);

```

Register component
901

```

S4 assign d1 = sign ^ q3;
S5 assign d2 = q1 ^ 3;
S6 assign d3 = q2 ^ q3;
S7 assign signout = q3;

```

Combinational component
902

```

S8 {
  // a clock generator
  always
  begin
    clk = 0;
    #5;
    clk = 1;
    #5;
  end

```

Clock component
903

```

S9 {
  // a signal generator
  always
  begin
    #10;
    sign = $random;
  end

```

Test-bench component (Driver)
904

```

S10 {
  // initialization
  initial
  begin
    reset = 0;
    sign = 0;
    #1;
  end

```

Test-bench component (initialization)
905

```

S11 {
  reset = 1;
  #5;
S12 {
  $monitor($time, "%b, %b", sign, sigout);
  #1000 $finish;
end
end module

```

Test-bench component (monitor)
906

FIG. 28

SIGNAL NETWORK ANALYSIS




FIG 29

SOFTWARE/HARDWARE PARTITION RESULT




FIG 30

HARDWARE MODEL





FIG. 31


PARTITION RESULT #1



(IGNORE I/O AND CLOCK EDGE REGISTER)

FIG. 32

PARTITION RESULT #2



(IGNORE I/O AND CLOCK EDGE REGISTER)

FIG. 33

LOGIC PATCHING




FIG. 34







FIG. 35



(C)



(D)

FIG 35

I/O PIN OVERVIEW OF FPGA LOGIC DEVICE

FPGA : 10K130V, 10K250V with 599-pin PGA package




FIG. 36

FPGA INTERCONNECT BUSES




FIG 37

0959163-060300

A cross-sectional view of a semiconductor device. A substrate 1520 is at the base. On it are four rectangular regions labeled 1521, 1522, 1523, and 1524 from left to right. Above these is a gate stack consisting of layers 1531A and 1531B. The top surface of the gate stack is indicated by label 1989. Two vertical structures, 1529 and 1530, extend upwards from the gate stack. They are separated by a narrow gap labeled 1988. The top surfaces of these structures are labeled 1525 and 1526 respectively. Further up, labels 1528A and 1528B point to specific features or contacts at the very top of the structures.

FIG. 38(A)

FIG 38(B)

SIX-BOARD CONFIGURATION DIRECT-NEIGHBOR AND ONE-HOP FPGA ARRAY – X TORUS, Y MESH




FIG 39




FIG. 41(A)




FIG 41(B)

006090" E89T6560




FIG. 41(C)




FIG. 41(D)

006090"E39T6560




FIG. 41(E)




FIG 41(F)

006090" E89T6560




FIG. 42

006090" E89T5560







- 1840  2x30 Header, SMD, component side
- 1841  2x30 Receptacle, SMD, solder side
- 1842  2x45, 2x30 Header, thru hole, component side
- 1843  2x45, 2x30 Receptacle, thru hole, solder side
- 1844  R-pack, SMD, component side
- 1845  R-pack, SMD, solder side

FIG. 43

TWO-BOARD CONFIGURATION DIRECT-NEIGHBOR AND ONE-HOP FPGA ARRAY - X TORUS, Y MESH




FIG. 44

006090 "E89T6560




FIG 45

00591583-060900




FIG 46

006050" EBT 6560




FIG. 47

SIMULATION SERVER ARCHITECTURE




FIG 48




FIG. 49

JOB SWAPPER




FIG 50




FIG. 51




FIG 52

006090" E89T6560




FIG. 53

COMMUNICATION HANDSHAKE PROTOCOL




FIG 54

000000" E39T6560




FIG. 55




FIG 56




FIG 57

MEMFSM - Memory Finite State Machine in CTRL_FPGA unit




FIG 58

EVALFSM - EVAL Finite State Machine in each FPGA logic device




FIG 59

MEMORY READ DATA DOUBLE BUFFER




FIG 60

SIMULATION WRITE/READ CYCLE




FIG 61

SIMULATION DATA TRANSFER TIMING (WR_XSFR_EN=RD_XSFR_EN=1, WAIT_EVAL=0)




FIG. 62

SIMULATION DATA TRANSFER TIMING (WR_XSFR_EN=RD_XSFR_EN=1, WAIT_EVAL=1)




FIG. 63

Typical User Design of PCI Add-on Cards





FIG. 64

Typical Hardware/Software Co-Verification



: DUT (Device Under Test)

FIG. 65

09591683 . 060900

[illegible]

0959163 DE900

FIG. 66

SIMULATION




FIG. 67

09591633.060900

CO-VERIFICATION WITHOUT EXTERNAL I/O




FIG. 68

09591683, 060900

CO-VERIFICATION WITH EXTERNAL I/O




FIG. 69

CONTROL OF DATA-IN CYCLE




FIG. 70

CONTROL OF DATA-OUT CYCLE




FIG. 71

CONTROL OF DATA-IN CYCLE




FIG. 72

CONTROL OF DATA-OUT CYCLE




FIG. 73

006090" E89T6560






FIG. 74

SHIFT REGISTER




HOLD TIME ASSUMPTION FOR SHIFT REGISTER




006090" E89T560

MULTIPLE FPGA MAPPING FOR SHIFT REGISTER



HOLD TIME VIOLATION BY LONG CLOCK SKEW



00591583-060900

CLOCK GLITCH PROBLEM




FIG. 77(A)




FIG. 77(B)

09591683 "060900

TIMING ADJUSTMENT BY ADDING DELAY




FIG. 78
(Prior Art)

GLOBAL RETIMING






FIG. 79
(Prior Art)

TIGF LATCH



GLOBAL TRIGGER SIGNAL




FIG. 82

RCC System




FIG. 83

006090" E89T6560





FIG. 84

SINGLE-ROW FPGA PER BOARD

006090" E89T6560


FIG. 85



TWO-ROW FPGA PER BOARD

00591583 060500

FIG. 86



THREE-ROW FPGA PER BOARD




FIG. 87

006030 "E29T6560

FOUR-ROW
FPGA PER
BOARD


BOARD 2

FPGA0

FPGA1

FPGA2

FPGA3



BOARD 1

FPGA3

FPGA2

FPGA1

FPGA0

FIG. 88

INTERCONNECT FOR THREE-ROW PER BOARD

I/O Signals	Odd Board	Even Board	Common Board
	Connector-Group Pin-position	Connector-Group Pin-position	Connector-Group Pin-position
FPGA2_N	C1	S1	C1, S1
FPGA2_NH	C2	S3	C2, S3
FPGA1_NH	C3	S2	C3, S2
FPGA0_S	S4	C4	C4, S4
FPGA0_SH	S5	C6	C6, S5
FPGA1_SH	S6	C5	C5, S6

FIG. 89




FIG. 90




FIG. 91




FIG. 92

Clock Specification




FIG 93

Clock Generation Scheduler w/ Slices




FIG 94

Clock Generation Slice




FIG 95

Clock Generation Scheduler and Slices

